

### **Remarks/Arguments**

Reconsideration of this application is requested.

#### **Extension of Time**

An Office Action was mailed in this application on September 27, 2004. Enclosed is a request for an extension of one month for response to the Action. The extended period for response expires on January 27, 2005.

#### **Claim Status**

Claims 20-39 were previously presented and remain pending in this application. Since this reply does not include any changes to existing claims, cancellation of claims or submission of new claims, no listing of claims is required under 37 CFR 1.121.

#### **Allowable Subject Matter**

The indication of allowable subject matter in claims 26-31 and 36-39 is noted and appreciated.

#### **Claim Rejections – 35 USC 102**

Claims 20-25 and 32-35 are rejected under 35 USC 102(b) as anticipated by Fujita et al. (USP 5,336,915). Applicant respectfully traverses these rejections and submits, for the reasons discussed below, that claims 20-25 and 32-35 are not anticipated by Fujita et al. and are allowable in their current form.

The Action asserts that element 51 of Fujita corresponds to the “first internal power source voltage generating circuit” of independent claim 20 and that element 84 of Fujita corresponds to the “second internal power source voltage generating circuit” of claim 20. Similarly, the Action contends that element 51 of Fujita corresponds to the “internal power source voltage generating circuit” of independent claim 32. Applicant respectfully disagrees.

Element 51 of Fujita is a sample-and-hold circuit that samples and holds an analog input signal *Ain* (column 4, lines 18-31, and Fig. 2). Such a circuit is not an internal power source voltage generating circuit that generates an internal power source voltage that is applied to a functional integrated circuit, as is explicitly

USSN 10/829,320  
Reply dated January 25, 2005  
Reply to Office Action of September 27, 2004

Atty. Ref. 81790.0312  
Customer No. 26021

required by claims 20 and 32. Element 84 of Fujita is an input terminal of switch control logic circuit 80 that is supplied with an 8-bit digital signal (column 4, lines 21-23, and Fig. 5). Neither input terminal 84 nor logic circuit 80 is a second internal power source voltage generating circuit that generates an internal power source voltage that is applied to a second functional integrated circuit, as is explicitly required by claim 20.

Since Fujita does not disclose each and every element of claims 20 and 32, it cannot anticipate those claims. Accordingly, the rejection of claims 20 and 32, and claims 21-25 and 33-35 dependent thereon, should be withdrawn.

### **Conclusion**

This application is believed to be in condition for allowance. The Examiner is invited to telephone the undersigned to resolve any issues that remain after consideration of this reply. Any fees due with this response, including the fee for a one month extension of time, may be charged to our Deposit Account No. 50-1314.

Respectfully submitted,  
HOGAN & HARTSON L.L.P.

Date: January 25, 2005

By: 

Troy M. Schmelzer  
Registration No. 36,667  
Attorney for Applicant(s)

500 South Grand Avenue, Suite 1900  
Los Angeles, California 90071  
Phone: 213-337-6700  
Fax: 213-337-6701